

# SSD202D WDT Module Description







© 2022 SigmaStar Technology Corp. All rights reserved.

SigmaStar Technology makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, non-infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by SigmaStar Technology arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

SigmaStar is a trademark of SigmaStar Technology Corp. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.



#### 1. MODULE DESCRIPTION

### 1.1. Overview

The Watchdog Timer module is implemented to reset the entire system. When CPU gets stuck in some situation, it can help restart the system.

## 1.2. Function Description

The Timer has the following features:

- Contains a 32-bit counter
- The length of the WDT reset is adjustable
- Supports interrupt

## 1.3. Operating Flow

#### 1. WDT ON/OFF/Re-start:

• ON:

WDT is enabled unless max register is equal to zero.

Note that WDT is turned on and counts up from zero initially.

• OFF:

WDT is disabled when max register is equal to zero.

Re-start:

WDT is re-started from zero after clear register is set.

## 2. WDT period:

Set max register for the length of WDT period.

#### 3. WDT interrupt:

- Enable interrupt register, if needed.
- Interrupt is asserted when "WDT counter [31:16]" is equal to int register and "WDT counter[15:0]" is equal to 0x0000.

#### 4. WDT Reset:

Set rst length register to adjust the length of the signal "WDT reset."

#### 5. WDT Flag:

• Read rst flag register to see if WDT reset ever occurred.



# 2. REGISTER DESCRIPTION

# 2.1. WDT Register (Bank = 30)

WDT Regis	ter (Bank = 30)			<b>Y</b>
Index (Absolute)	Mnemonic	Bit	Description	
00h (3000h)	REG3000	7:0	Default: 0x00	Access : WO
	-	7:1	Reserved.	
	WDT_CLR	0	Write '1' to re-start WDT.	117
02h (3004h)	REG3004	7:0	Default: 0x00	Access: R/W
	-	7:1	Reserved.	
	WDT_RST_FLAG	0	Assert: WDT reset has occur Write "1" to clear.	red.
02h (3005h)	REG3005	7:0	Default: 0x09	Access : R/W
	WDT_RST_LEN[7:0]	7:0	Length of WDT reset.  0: One xtal clock.  1: Two xtal clocks  2	
03h (3006h)	REG3006	7:0	Default : 0xFF	Access : R/W
	WDT_INT[7:0]	7:0	WDT interrupt period; Interrupt asserts when "WDTWDT_INT and "WDT counter	Γ counter [31:16]" is equal to [15:0]" is equal to 0x0000.
03h (3007h)	REG3007	7:0	Default : 0xFF	Access : R/W
	WDT_INT[15:8]	7:0	See description of '3006h'.	
04h (3008h)	REG3008	7:0	Default : 0xFF	Access : R/W
	WDT_MAX[7:0]	7:0	WDT period maximum value. WDT enable if WDT_MAX is not equal to 0x00000000.	
04h (3009h)	REG3009	7:0	Default : 0xFF	Access : R/W
	WDT_MAX[15:8]	7:0	See description of '3008h'.	
05h	DECOCO	7:0	Default : 0xFF	Access: R/W
05h	REG300A	7.0	=	7.00000 1 10 11
05h (300Ah)	WDT_MAX[23:16]	7:0	See description of '3008h'.	7
				Access: R/W