



SSD202D
I2C Module Description

SigmaStar Confidential
for
Internal Use Only
深圳百问网络科技有限公司



SigmaStar Confidential
for
Internal Use Only
深圳百问网科技有限公司

© 2022 SigmaStar Technology Corp. All rights reserved.

SigmaStar Technology makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, non-infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by SigmaStar Technology arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

SigmaStar is a trademark of SigmaStar Technology Corp. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.

1. MODULE DESCRIPTION

1.1. Overview

The inter-integrated circuit (I2C) controller provides the master I2C transfer protocol. It contains engine system control by CPU access or DMA transfer. This chip provides two I2C controllers.

1.2. Function Description

The I2C controller has the following features:

- Flexible setting for I2C high and low
- Supports DMA read/write
- Supports 7-bit standard and 10-bit extended address
- Supports n write mode in DMA write mode
- Supports clock stretching

1.3. Operating Mode

1.3.1 General I2C Initialization

- Set I2C configure register
- Set high/low/start/stop count

1.3.2 General I2C Start

- Send start command
- Wait for ready and clear flag

1.3.3 General I2C Write

- Write to the device with Write ID
- Wait for ready and clear flag
- Write address or data into data register
- Wait for ready and clear flag
- Check acknowledgement from slave

1.3.4 General I2C Read

- Read to the device with Write ID
- Wait for ready and clear flag
- Set read ack and trigger read command
- Wait for ready and clear flag
- Read data from register

1.3.5 General I2C Stop

- Send stop command
- Wait for ready and clear flag


1.3.6 I2C DMA Mode

- Enable DMA mode
- Set DRAM address
- Set I2C configuration register (read/write, transfer format, slave ID...)
- Trigger DMA mode to start engine
- Wait for Interrupt and clear it

DMA write:




DMA read:



2. AC/DC SPECIFICATION

2.1. AC Timing Diagram



2.2. Standard Mode

Parameter	Symbol	Standard mode		Unit
		Min	Max	
Clock Frequency	fSCL	-	100	kHz
Re-start Hold Time	tHD:STA	4	-	μ s
SCL Low Period	tLOW	4.7	-	μ s
SCL High Period	tHIGH	4.0	-	μ s
RE-start Set-up Time	tSU:STA	4.7	-	μ s
SDA Hold Time	tHD:DAT	5	-	μ s
SDA Set-up Time	tSU:DAT	250	-	ns
Rise Time of Signals	tr	-	1000	ns
Fall Time of Signals	tf	-	300	ns
STOP Set-up Time	tSU:STO	4.0	-	μ s
Bus Free High Time between STOP and START Condition	tBUF	4.7	-	μ s

2.3. Fast Mode

Parameter	Symbol	Fast mode		Unit
		Min	Max	
Clock Frequency	fSCL	-	400	kHz
Re-start Hold Time	tHD;STA	0.6	-	μs
SCL Low Period	tLOW	1.3	-	μs
SCL High Period	tHIGH	0.6	-	μs
RE-start Set-up Time	tSU;STA	0.6	-	μs
SDA Hold Time	tHD;DAT	0	0.9-	μs
SDA Set-up Time	tSU;DAT	100	-	ns
Rise Time of Signals	tr	20+0.1Cb	300	ns
Fall Time of Signals	tf	20+0.1Cb	300	ns
STOP Set-up Time	tSU;STO	0.6	-	μs
Bus Free High Time between STOP and START Condition	tBUF	1.3	-	μs

Note: Cb = total capacitance of one bus line in pF

3. REGISTER DESCRIPTION

3.1. MIIC0 Register (Bank = 1118)

MIIC0 Register (Bank = 1118)				
Index (Absolute)	Mnemonic	Bit	Description	
00h (111800h)	REG111800	7:0	Default : 0x01	Access : R/W
	MIIC_CFG[7:0]	7:0	MIIC configuration register. Bit[7]: reg_error_det_en. 0: Disable. 1: Enable. Bit[6]: reg_oen_push_en. 0: Disable. 1: Enable. Bit[5]: Enable filter. 0: Disable. 1: Enable. Bit[4]: Enable timeout interrupt. 0: Disable. 1: Enable. Bit[3]: Enable clock stretching. 0: Disable. 1: Enable. Bit[2]: Interrupt enable. 0: Disable. 1: Enable. Bit[1]: Enable DMA. 0: Disable. 1: Enable. Bit[0]: Reset. 0: Reset. 1: Not reset.	
01h (111802h)	REG111802	7:0	Default : 0x00	Access : WO
	-	7:1	Reserved.	
	CMD_START	0	MIIC command. [0]: Start.	
01h (111803h)	REG111803	7:0	Default : 0x00	Access : WO
	-	7:1	Reserved.	

MIIC0 Register (Bank = 1118)				
Index (Absolute)	Mnemonic	Bit	Description	
	CMD_STOP	0	MIIC command. [1]: Stop.	
02h (111804h)	REG111804	7:0	Default : 0x00	Access : R/W
	WDATA[7:0]	7:0	I2C write data.	
02h (111805h)	REG111805	7:0	Default : 0x00	Access : RO
	-	7:1	Reserved.	
	WRITE_ACK	0	I2C ACK for write data from slave IIC.	
03h (111806h)	REG111806	7:0	Default : 0x00	Access : RO
	RDATA[7:0]	7:0	I2C read data.	
03h (111807h)	REG111807	7:0	Default : 0x00	Access : R/W
	-	7:2	Reserved.	
	ACK_BIT	1	I2C ACK for read data to slave IIC.	
	RDATA_EN	0	I2C read data trigger.	
04h (111808h)	REG111808	7:0	Default : 0x00	Access : R/W
	-	7:1	Reserved.	
	FLAG	0	MIIC interrupt flag.	
05h (11180Ah)	REG11180A	7:0	Default : 0x00	Access : RO
	-	7:5	Reserved.	
	MIIC_STATE[4:0]	4:0	MIIC final state machine (debug only).	
05h (11180Bh)	REG11180B	7:0	Default : 0x00	Access : RO
	-	7	Reserved.	
	MIIC_INT_STATUS[6:0]	6:0	interrupt status. [0]: Ic_start_det_intr. [1]: Ic_stop_det_intr. [2]: Ic_rx_done_intr. [3]: Ic_tx_done_intr. [4]: Clock_stretching_intr. [5]: Scl_error_inte. [6]: Time_out_intr.	
06h (11180Ch)	REG11180C	7:0	Default : 0x00	Access : RO
	-	7:5	Reserved.	
	SCLO	4	Pad_SCLO.	
	-	3:2	Reserved.	
	SDAI	1	Pad_SDAI.	
	SCLI	0	Pad_SCLI.	

MIICO Register (Bank = 1118)				
Index (Absolute)	Mnemonic	Bit	Description	
08h	REG111810	7:0	Default : 0x00	Access : R/W
(111810h)	STOP_CNT[7:0]	7:0	This register sets the SCL and SDA count for stop.	
08h	REG111811	7:0	Default : 0x00	Access : R/W
(111811h)	STOP_CNT[15:8]	7:0	See description of '111810h'.	
09h	REG111812	7:0	Default : 0x00	Access : R/W
(111812h)	HCNT[7:0]	7:0	This register sets the SCL clock high-period count.	
09h	REG111813	7:0	Default : 0x00	Access : R/W
(111813h)	HCNT[15:8]	7:0	See description of '111812h'.	
0Ah	REG111814	7:0	Default : 0x00	Access : R/W
(111814h)	LCNT[7:0]	7:0	This register sets the SCL clock low-period count.	
0Ah	REG111815	7:0	Default : 0x00	Access : R/W
(111815h)	LCNT[15:8]	7:0	See description of '111814h'.	
0Bh	REG111816	7:0	Default : 0x00	Access : R/W
(111816h)	SDA_CNT[7:0]	7:0	This register sets the clock count between falling edge SCL and SDA.	
0Bh	REG111817	7:0	Default : 0x00	Access : R/W
(111817h)	SDA_CNT[15:8]	7:0	See description of '111816h'.	
0Ch	REG111818	7:0	Default : 0x00	Access : R/W
(111818h)	START_CNT[7:0]	7:0	This register sets the SCL and SDA count for start.	
0Ch	REG111819	7:0	Default : 0x00	Access : R/W
(111819h)	START_CNT[15:8]	7:0	See description of '111818h'.	
0Dh	REG11181A	7:0	Default : 0x00	Access : R/W
(11181Ah)	DATA_LAT_CNT[7:0]	7:0	This register sets the data latch timing.	
0Dh	REG11181B	7:0	Default : 0x00	Access : R/W
(11181Bh)	DATA_LAT_CNT[15:8]	7:0	See description of '11181Ah'.	
0Eh	REG11181C	7:0	Default : 0x00	Access : R/W
(11181Ch)	TIMEOUT_CNT[7:0]	7:0	This register sets timing delay of timeout interrupt occurred.	
0Eh	REG11181D	7:0	Default : 0x00	Access : R/W
(11181Dh)	TIMEOUT_CNT[15:8]	7:0	See description of '11181Ch'.	
0Fh	REG11181E	7:0	Default : 0x00	Access : R/W
(11181Eh)	-	7:3	Reserved.	
	SCLI_DELAY[2:0]	2:0	Reserved.	

MIIC0 Register (Bank = 1118)				
Index (Absolute)	Mnemonic	Bit	Description	
20h (111840h)	REG111840	7:0	Default : 0x1A	Access : RO, R/W
	-	7:6	Reserved.	
	MIU_NS	5	MIU secure bit.	
	MIU_PRIORITY	4	Set MIU priority.	
	MIU_RST	3	MIU software reset.	
	DMA_CFG[2:0]	2:0	DMA configuration register. Bit[2]: Interrupt enable. 0: Disable. 1: Enable. Bit[1]: DMA software Reset. 0: Reset. 1: Not reset.	
21h (111842h)	REG111842	7:0	Default : 0x00	Access : R/W
	MIU_ADDR[7:0]	7:0	Get tx data or put rx data address in DRAM.	
21h (111843h)	REG111843	7:0	Default : 0x00	Access : R/W
	MIU_ADDR[15:8]	7:0	See description of '111842h'.	
22h (111844h)	REG111844	7:0	Default : 0x00	Access : R/W
	MIU_ADDR[23:16]	7:0	See description of '111842h'.	
22h (111845h)	REG111845	7:0	Default : 0x00	Access : R/W
	MIU_ADDR[31:24]	7:0	See description of '111842h'.	
23h (111846h)	REG111846	7:0	Default : 0x00	Access : R/W
	MIU_SEL	7	MIIC channel select.	
	READ_CMD	6	MIIC transfer format. 1: Read. 0: Write.	
	STOP_DISABLE	5	MIIC transfer format. 1: S + data .. 0: S + data ... + P.	
	-	4:0	Reserved.	
24h (111848h)	REG111848	7:0	Default : 0x00	Access : R/W
	-	7:1	Reserved.	
	DMA_TRANSFER_DONE	0	SW needs to set this bit to clear transfer_done flag or interrupt in order to receive the subsequent DMA transfer_done flag or interrupt.	
25h	REG11184A	7:0	Default : 0x00	Access : R/W

MIIC0 Register (Bank = 1118)			
Index (Absolute)	Mnemonic	Bit	Description
(11184Ah)	CMD_DATA[7:0]	7:0	I2C Tx Data Buffer and Command.
25h	REG11184B	7:0	Default : 0x00
(11184Bh)	CMD_DATA[15:8]	7:0	See description of '11184Ah'.
26h	REG11184C	7:0	Default : 0x00
(11184Ch)	CMD_DATA[23:16]	7:0	See description of '11184Ah'.
26h	REG11184D	7:0	Default : 0x00
(11184Dh)	CMD_DATA[31:24]	7:0	See description of '11184Ah'.
27h	REG11184E	7:0	Default : 0x00
(11184Eh)	CMD_DATA[39: 32]	7:0	See description of '11184Ah'.
27h	REG11184F	7:0	Default : 0x00
(11184Fh)	CMD_DATA[47:40]	7:0	See description of '11184Ah'.
28h	REG111850	7:0	Default : 0x00
(111850h)	CMD_DATA[55:48]	7:0	See description of '11184Ah'.
28h	REG111851	7:0	Default : 0x00
(111851h)	CMD_DATA[63: 56]	7:0	See description of '11184Ah'.
29h	REG111852	7:0	Default : 0x00
(111852h)	-	7:4	Reserved.
	CMD_LEN[3:0]	3:0	Transfer command register length (0-8).
2Ah	REG111854	7:0	Default : 0x00
(111854h)	DATA_LEN[7:0]	7:0	Transfer command register length.
2Ah	REG111855	7:0	Default : 0x00
(111855h)	DATA_LEN[15:8]	7:0	See description of '111854h'.
2Bh	REG111856	7:0	Default : 0x00
(111856h)	DATA_LEN[23:16]	7:0	See description of '111854h'.
2Bh	REG111857	7:0	Default : 0x00
(111857h)	DATA_LEN[31:24]	7:0	See description of '111854h'.
2Ch	REG111858	7:0	Default : 0x00
(111858h)	DMA_TC[7:0]	7:0	DMA transfer count register for MIIC0 (debug only).
2Ch	REG111859	7:0	Default : 0x00
(111859h)	DMA_TC[15:8]	7:0	See description of '111858h'.
2Dh	REG11185A	7:0	Default : 0x00
(11185Ah)	DMA_TC[23:16]	7:0	See description of '111858h'.
2Dh	REG11185B	7:0	Default : 0x00

MIIC0 Register (Bank = 1118)			
Index (Absolute)	Mnemonic	Bit	Description
(11185Bh)	DMA_TC[31:24]	7:0	See description of '111858h'.
2Eh (11185Ch)	REG11185C	7:0	Default : 0x00
	SAR[7:0]	7:0	I2C Slave Address. [9:0]: 10-bit mode slave address. [6:0]: Normal mode slave address.
2Eh (11185Dh)	REG11185D	7:0	Default : 0x00
	-	7:3	Reserved.
	10BIT_MODE	2	I2C Slave Address mode setting. 1: 10-bit mode slave address. 0: Normal mode slave address.
	SAR[9: 8]	1:0	See description of '11185Ch'.
2Fh (11185Eh)	REG11185E	7:0	Default : 0x00
	-	7:1	Reserved.
	DMA_TRIGGER	0	DMA transfer trigger.
2Fh (11185Fh)	REG11185F	7:0	Default : 0x00
	-	7:1	Reserved.
	RE_TRIGGER	0	DMA transfer RE_TRIGGER, for data transfer not complete.
31h (111862h)	REG111862	7:0	Default : 0x00
	STATE[7:0]	7:0	DMA FSM (debug only).
31h (111863h)	REG111863	7:0	Default : 0x00
	-	7:1	Reserved.
	MIU_LAST_DONE_Z	0	MIU last done z (debug only).

3.2. MIIC1 Register (Bank = 1119)

MIIC1 Register (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description
00h (111900h)	REG111900	7:0	Default : 0x01
	MIIC_CFG[7:0]	7:0	MIIC configuration register. Bit[7]: reg_error_det_en. 0: Disable. 1: Enable. Bit[6]: reg_oen_push_en. 0: Disable.

MIIC1 Register (Bank = 1119)				
Index (Absolute)	Mnemonic	Bit	Description	
			1: Enable. Bit[5]: Enable filter. 0: Disable. 1: Enable. Bit[4]: Enable timeout interrupt. 0: Disable. 1: Enable. Bit[3]: Enable clock stretching. 0: Disable. 1: Enable. Bit[2]: Interrupt enable. 0: Disable. 1: Enable. Bit[1]: Enable DMA. 0: Disable. 1: Enable. Bit[0]: Reset. 0: Reset. 1: Not reset.	
01h (111902h)	REG111902	7:0	Default : 0x00	Access : WO
	-	7:1	Reserved.	
	CMD_START	0	MIIC command. [0]: Start.	
01h (111903h)	REG111903	7:0	Default : 0x00	Access : WO
	-	7:1	Reserved.	
	CMD_STOP	0	MIIC command. [1]: Stop.	
02h (111904h)	REG111904	7:0	Default : 0x00	Access : R/W
	WDATA[7:0]	7:0	I2C write data.	
02h (111905h)	REG111905	7:0	Default : 0x00	Access : RO
	-	7:1	Reserved.	
	WRITE_ACK	0	I2C ACK for write data from slave IIC.	
03h (111906h)	REG111906	7:0	Default : 0x00	Access : RO
	RDATA[7:0]	7:0	I2C read data.	
03h (111907h)	REG111907	7:0	Default : 0x00	Access : R/W
	-	7:2	Reserved.	
	ACK_BIT	1	I2C ACK for read data to slave IIC.	

MIIC1 Register (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description
	RDATA_EN	0	I2C read data trigger.
04h (111908h)	REG111908	7:0	Default : 0x00
	-	7:1	Reserved.
	FLAG	0	MIIC interrupt flag.
05h (11190Ah)	REG11190A	7:0	Default : 0x00
	-	7:5	Reserved.
	MIIC_STATE[4:0]	4:0	MIIC final state machine (debug only).
05h (11190Bh)	REG11190B	7:0	Default : 0x00
	-	7	Reserved.
	MIIC_INT_STATUS[6:0]	6:0	Interrupt status. [0]: Ic_start_det_intr. [1]: Ic_stop_det_intr. [2]: Ic_rx_done_intr. [3]: Ic_tx_done_intr. [4]: Clock_stretching_intr. [5]: Scl_error_inte. [6]: Time_out_intr.
06h (11190Ch)	REG11190C	7:0	Default : 0x00
	-	7:5	Reserved.
	SCLO	4	Pad_SCLO.
	-	3:2	Reserved.
	SDAI	1	Pad_SDAI.
	SCLI	0	Pad_SCLI.
08h (111910h)	REG111910	7:0	Default : 0x00
	STOP_CNT[7:0]	7:0	This register sets the SCL and SDA count for stop.
08h (111911h)	REG111911	7:0	Default : 0x00
	STOP_CNT[15:8]	7:0	See description of '111910h'.
09h (111912h)	REG111912	7:0	Default : 0x00
	HCNT[7:0]	7:0	This register sets the SCL clock high-period count.
09h (111913h)	REG111913	7:0	Default : 0x00
	HCNT[15:8]	7:0	See description of '111912h'.
0Ah (111914h)	REG111914	7:0	Default : 0x00
	LCNT[7:0]	7:0	This register sets the SCL clock low-period count.
0Ah	REG111915	7:0	Default : 0x00

MIIC1 Register (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description
(111915h)	LCNT[15:8]	7:0	See description of '111914h'.
0Bh	REG111916	7:0	Default : 0x00
(111916h)	SDA_CNT[7:0]	7:0	This register sets the clock count between falling edge SCL and SDA.
0Bh	REG111917	7:0	Default : 0x00
(111917h)	SDA_CNT[15:8]	7:0	See description of '111916h'.
0Ch	REG111918	7:0	Default : 0x00
(111918h)	START_CNT[7:0]	7:0	This register sets the SCL and SDA count for start.
0Ch	REG111919	7:0	Default : 0x00
(111919h)	START_CNT[15:8]	7:0	See description of '111918h'.
0Dh	REG11191A	7:0	Default : 0x00
(11191Ah)	DATA_LAT_CNT[7:0]	7:0	This register sets the data latch timing.
0Dh	REG11191B	7:0	Default : 0x00
(11191Bh)	DATA_LAT_CNT[15:8]	7:0	See description of '11191Ah'.
0Eh	REG11191C	7:0	Default : 0x00
(11191Ch)	TIMEOUT_CNT[7:0]	7:0	This register sets timing delay of timeout interrupt occurred.
0Eh	REG11191D	7:0	Default : 0x00
(11191Dh)	TIMEOUT_CNT[15:8]	7:0	See description of '11191Ch'.
0Fh	REG11191E	7:0	Default : 0x00
(11191Eh)	-	7:3	Reserved.
	SCLI_DELAY[2:0]	2:0	Reserved.
20h	REG111940	7:0	Default : 0x1A
(111940h)	-	7:6	Reserved.
	MIU_NS	5	MIU secure bit.
	MIU_PRIORITY	4	Set MIU priority.
	MIU_RST	3	MIU software reset.
	DMA_CFG[2:0]	2:0	DMA configuration register. Bit[2]: Interrupt enable. 0: Disable. 1: Enable. Bit[1]: DMA software Reset. 0: Reset. 1: Not reset.
21h	REG111942	7:0	Default : 0x00

MIIC1 Register (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description
(111942h)	MIU_ADDR[7:0]	7:0	Get tx data or put rx data address in DRAM.
21h	REG111943	7:0	Default : 0x00
(111943h)	MIU_ADDR[15:8]	7:0	See description of '111942h'.
22h	REG111944	7:0	Default : 0x00
(111944h)	MIU_ADDR[23:16]	7:0	See description of '111942h'.
22h	REG111945	7:0	Default : 0x00
(111945h)	MIU_ADDR[31:24]	7:0	See description of '111942h'.
23h	REG111946	7:0	Default : 0x00
(111946h)	MIU_SEL	7	MIIC channel select.
	READ_CMD	6	MIIC transfer format. 1: Read. 0: Write.
	STOP_DISABLE	5	MIIC transfer format. 1: S + data .. 0: S + data ... + P.
	-	4:0	Reserved.
24h	REG111948	7:0	Default : 0x00
(111948h)	-	7:1	Reserved.
	DMA_TRANSFER_DONE	0	SW needs to set this bit to clear transfer_done flag or interrupt in order to receive the subsequent DMA transfer_done flag or interrupt.
25h	REG11194A	7:0	Default : 0x00
(11194Ah)	CMD_DATA[7:0]	7:0	I2C Tx Data Buffer and Command.
25h	REG11194B	7:0	Default : 0x00
(11194Bh)	CMD_DATA[15:8]	7:0	See description of '11194Ah'.
26h	REG11194C	7:0	Default : 0x00
(11194Ch)	CMD_DATA[23:16]	7:0	See description of '11194Ah'.
26h	REG11194D	7:0	Default : 0x00
(11194Dh)	CMD_DATA[31:24]	7:0	See description of '11194Ah'.
27h	REG11194E	7:0	Default : 0x00
(11194Eh)	CMD_DATA[39: 32]	7:0	See description of '11194Ah'.
27h	REG11194F	7:0	Default : 0x00
(11194Fh)	CMD_DATA[47:40]	7:0	See description of '11194Ah'.
28h	REG111950	7:0	Default : 0x00

MIIC1 Register (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description
(111950h)	CMD_DATA[55:48]	7:0	See description of '11194Ah'.
28h	REG111951	7:0	Default : 0x00
(111951h)	CMD_DATA[63: 56]	7:0	See description of '11194Ah'.
29h	REG111952	7:0	Default : 0x00
(111952h)	-	7:4	Reserved.
	CMD_LEN[3:0]	3:0	Transfer command register length (0-8).
2Ah	REG111954	7:0	Default : 0x00
(111954h)	DATA_LEN[7:0]	7:0	Transfer command register length.
2Ah	REG111955	7:0	Default : 0x00
(111955h)	DATA_LEN[15:8]	7:0	See description of '111954h'.
2Bh	REG111956	7:0	Default : 0x00
(111956h)	DATA_LEN[23:16]	7:0	See description of '111954h'.
2Bh	REG111957	7:0	Default : 0x00
(111957h)	DATA_LEN[31:24]	7:0	See description of '111954h'.
2Ch	REG111958	7:0	Default : 0x00
(111958h)	DMA_TC[7:0]	7:0	DMA transfer count register for MIIC0 (debug only).
2Ch	REG111959	7:0	Default : 0x00
(111959h)	DMA_TC[15:8]	7:0	See description of '111958h'.
2Dh	REG11195A	7:0	Default : 0x00
(11195Ah)	DMA_TC[23:16]	7:0	See description of '111958h'.
2Dh	REG11195B	7:0	Default : 0x00
(11195Bh)	DMA_TC[31:24]	7:0	See description of '111958h'.
2Eh	REG11195C	7:0	Default : 0x00
(11195Ch)	SAR[7:0]	7:0	I2C Slave Address. [9:0]: 10-bit mode slave address. [6:0]: Normal mode slave address.
2Eh	REG11195D	7:0	Default : 0x00
(11195Dh)	-	7:3	Reserved.
	10BIT_MODE	2	I2C Slave Address mode setting. 1: 10-bit mode slave address. 0: Normal mode slave address.
	SAR[9: 8]	1:0	See description of '11195Ch'.
2Fh	REG11195E	7:0	Default : 0x00
(11195Eh)	-	7:1	Reserved.

MIIC1 Register (Bank = 1119)			
Index (Absolute)	Mnemonic	Bit	Description
	DMA_TRIGGER	0	DMA transfer trigger.
2Fh (11195Fh)	REG11195F	7:0	Default : 0x00
	-	7:1	Reserved.
	RE_TRIGGER	0	DMA transfer RE_TRIGGER, for data transfer not complete.
31h (111962h)	REG111962	7:0	Default : 0x00
	STATE[7:0]	7:0	DMA FSM (debug only).
31h (111963h)	REG111963	7:0	Default : 0x00
	-	7:1	Reserved.
	MIU_LAST_DONE_Z	0	MIU last done z (debug only).